The Challenges of Hardware Synthesis from C-Like Languages

Stephen A. Edwards

MANY TECHNIQUES for synthesizing digital hardware from C-like languages have been proposed, but none have emerged as successful as Verilog or VHDL for register-transfer-level design. This paper looks at two of the fundamental challenges: concurrency and timing control.

Knowledge Graph



Sign up or login to leave a comment